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Abstract. This paper deals with the enhanced accurate DC
and RF model of nonlinear spiral polysilicon voltage divider.
The high resistance polysilicon divider is a sensing part of
the high voltage start-up MOSFET transistor that can oper-
ate up to 700 V. This paper presents the structure of a pro-
posed model, implemented voltage, frequency and tempera-
ture dependency, and scalability. A special attention is paid
to the ability of the created model to cover the mismatch and
influence of a variation of process parameters on the device
characteristics. Finally, the comparison of measured data
vs. simulation is presented in order to confirm the model va-
lidity and a typical application is demonstrated.
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1. Introduction
Nowadays, the power consumption is one of the most
important integrated circuit parameters. High voltage power
start-up MOSFET transistor described in this paper is used
to minimize the power consumption [1, 2]. It is designed to
provide initial current directly from the high voltage source.
This MOSFET transistor charges up the regulator voltage on
an external capacitor to about 14 V. The main goal is to min-
imize power consumption of the circuit that is directly con-
nected to the rectified DC high voltage source. This high
voltage can be up to 400 V for a 230 V AC supply and 700 V
for switcher applications using power factor correction.
The HV start-up MOSFET is fabricated in an ana-
log 1 µm CMOS technology. The simplified structure of
this MOSFET is depicted in Fig. 2. The source and drain
are formed from a low-doped Nwell and are contacted by
N+ diffusion. The drain drift area contains a floating P doped
resurf diffusion (ptop) fabricated before field oxide. The
MOSFET channel is created from Pwell not isolated from
the P-substrate and it is covered by polysilicon gate. This
drain-gate-source structure is rotary symmetrical around ver-
tical axis in the center of the drain. It means that the drain is
created in the shape of a circle and the gate and the source in
the shape of an annulus.
The drain is located in the center of the device and
contains rounded bonding pad. A drain bonding wire is con-
nected directly to this bonding pad and this is only one pos-
sible way how the drain can be connected. The oxide break-
down is much lower (about 100 V) than maximum allowed
drain voltage. The drain can be biased up to 700 V and this
makes integrated direct sensing of the high drain voltage im-
possible. Hence, the high resistance polysilicon spiral volt-
age divider is used for sensing of high drain voltage. The
spiral is connected to the drain and continues spirally toward
the gate. How the polysilicon spiral divider is connected to
other device components is depicted in the schematic symbol
of HV MOSFET in the Fig. 1 (terminals d, tap1, tap2).
Fig. 1. Schematic symbol of HV start-up MOSFET.
The spiral divider is designed to have the electric field
distribution as much similar as possible as the drain drift area
under it. This ensures the voltage between divider and sili-
con does not exceed oxide breakdown voltage. The polysili-
con spiral divider has a big impact on a distribution of elec-
tric field in low doped drain drift area. And on the contrary,
the strong electric field in low doped drain drift area causes
a lot of parasitic effects that have a big influence on DC and
RF device characteristics. These attributes make the mod-
eling of this start-up MOSFET complicated, especially the
divider ratio voltage and frequency dependency. The divider
is usually modeled by the simple RC network, but there ex-
ist the operation areas where such simple model is not suffi-
cient.
DOI: 10.13164/re.2015.0130 CIRCUITS
RADIOENGINEERING, VOL. 24, NO. 1, APRIL 2015 131
		
 	 
Fig. 2. The simplified 3D structure of HV start-up MOSFET
transistor.
2. Spiral Divider Modeling
For the purpose of the equivalent lumped element cir-
cuit creation the polysilicon spiral is divided into several
separate spiral elements. This division is shown in Fig. 3(a)
where each spiral element has a different color. For better lu-
cidity only the first four turns are depicted in this figure. The
equivalent 3D circuit in Fig. 3(b) is obtained if these spiral
elements are uncoiled to parallel plains. The 3D equivalent
circuit in Fig. 3(b) can be redrawn for better lucidity to the
2D equivalent circuit, which is depicted in Fig. 4.
2.1 Spiral Element Length
The spiral divider of the HV MOSFET transistor is a
special case of the Archimedes spiral [3]. The radius r of the
spiral is increased in one turn by a radius increment ∆r. The
basic equation defined in polar coordinates for the radius is
r = r0+ϕ
∆r
2pi
(1)
where r0 is an initial radius of the spiral and ϕ is an actual
angle circumscribed by the spiral.
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Fig. 3. Equivalent lumped 3D circuit of first four spiral poly
subsegments and ptop: (a) colored spiral subsegment,
(b) equivalent circuit. Colors from (a) match (b).
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Fig. 4. Equivalent lumped 2D circuit of first four spiral poly sub-
segments and ptop.
The curve length can be calculated in the following way. If
f (φ) is the function of the curve in polar coordinates (φ is an
angle) then the length L of the curve is defined as
L =
∫ ϕ
0
√
[ f (φ)]2+
(
d f (φ)
dφ
)2
dφ. (2)
For the spiral defined in polar coordinates by (1) the spiral
length L is obtained by substituting the equation (1) into (2),
and by solving this integral the spiral length is
L =
∆r
4pi
ln
 r0+ϕ∆r2pi +
√(
r0+ϕ∆r2pi
)2
+ ∆r
2
4pi2
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∆r2
4pi2
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+
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2
)√(
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+
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−
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r20 +
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4pi2
. (3)
When ∆r << r0 then equation (3) can be simplified to
L = r0ϕ+
∆r
4pi
ϕ2. (4)
2.2 Divider Ratio Modeling
Model of a similar device has been published in [4] but
without ratio scalability and statistical modeling. These two
important model abilities have been developed and imple-
mented into the new model that is introduced in this paper.
The divider ratio is dependent on the drain and source volt-
age VD and VS. The voltage dependency caused by depletion
effects in the ptop and nwell layers is modeled by Verilog-A
code using nonlinear functions. The increasing of the drain
voltage causes the depletion of the ptop and nwell and when
the ptop is fully depleted under the spiral polysilicon divider
then it causes a change of the ratio voltage dependency slope
as is depicted in Fig. 5. The geometrical ratio is based on (4)
and can be expressed as
ratiogeom =
L1+L2
L2
=
=
4pir0(ϕtap1−ϕD)+∆r(ϕ2tap1−ϕ2D)
4pir0(ϕtap1−ϕtap2)+∆r(ϕ2tap1−ϕ2tap2)
(5)
where ϕD, ϕtap1 and ϕtap2 are drain, tap1 and tap2 angles on
the spiral, L1 and L2 are long and sensing part of the spiral.
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The normalized ratio is modeled as
rationorm =
ratioel
ratiogeom
=
VD/Vtap2
(L1+L2)/L2
=
=
1+(βD1+βD2)VD+βSVS for VD ≤VP1+βD2VD+βSVS for VD >VP
(6)
where ratioel is electrical ratio, βD1, βD2 and βS are drain
and source voltage dependency model parameters, VD, VS
and Vtap2 are voltages on pins drain, source and tap2, and
VP is ptop pinch-off voltage. The voltage dependency coeffi-
cient βD2 is temperature dependent and can be expressed as
βD2 = βD2T nom
[
1+αD (T −Tnom)
]
(7)
where T is temperature, model parameter βD2T nom represents
value of βD2 at nominal temperature Tnom and αD is temper-
ature coefficient.
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Fig. 5. Drain and source voltage dependency of normalized ra-
tio.
The model is scalable by an editable model argument
ratiogeom that is refined to
ratio′geom =
(
ratiomult ratiogeom− ratio∆
)
δratio (8)
where ratiomult and ratio∆ are model fitting parameters for
ratio scalability and δratio is relative statistical mismatch
model parameter.
2.3 Divider Dynamical Modeling
The AC response is modeled by a distributed RC net-
work. The magnitude and phase of the normalized ratio are
depicted in Figs. 6 and 7. The AC measurement setup is
described in Appendix. The full macromodel circuit of HV
start-up MOSFET is shown in Fig. 12.
The high resistance polysilicon spiral segments are
modeled by the Verilog-A code. Each resistor segment is
modeled as
Rseg =
Rtot
Nseg
(
1− 1
rationorm ratio′geom
)
(9)
where Nseg is number of divider segments (excluding sense
segment), Rtot is total spiral divider resistance and is calcu-
lated as
Rtot =
RSH Ltot
(
1+αp1∆T +αp2∆2T
)
W +δW
(10)
where RSH is polysilicon spiral sheet resistance, Ltot is a to-
tal spiral divider length, ∆T = T −Tnom, W is spiral segment
width, δW is absolute statistical process model parameter,
αp1 and αp2 are temperature coefficients dependent on RSH
αp1 =αrsh1RSH +αrp1
αp2 =αrsh2RSH +αrp2
(11)
where αrsh1, αrsh2, αrp1, and αrp2 are polysilicon tempera-
ture coefficients. The resistance of the sense segment is
Rsense =
Rtot
rationorm ratio′geom
. (12)
The capacitances are modeled by the Verilog-A code
and are voltage dependent similarly as resistances. The volt-
age dependency is caused by depleting effects of very low
doped drift drain area due to the high electric field. Each
capacitor segment is modeled [4] as
Cseg =
Ctot
Nseg
(
1
pi
arctan
(
VP−VD
2
)
+ cP
)
(13)
where cP is the pinch-off capacitance coefficient model pa-
rameter and Ctot is total spiral divider capacitance and is cal-
culated as
Ctot = Ltot(W +δW )Cpa+2LtotC f r +Cc (14)
where Cpa is polysilicon (field oxide) capacitance per unit
area, C f r is fringe capacitance per length and Cc is capaci-
tance model fitting parameter.
0.01
0.1
1
10
1E+2 1E+3 1E+4 1E+5 1E+6 1E+7
|ra
tio
n
o
rm
| (-
)
frequency (Hz)
measured
simulated
Fig. 6. Magnitude of normalized divider ratio.
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Fig. 7. Phase of normalized divider ratio.
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2.4 Divider Statistical Modeling
This HV start-up MOSFET was placed on process con-
trol monitoring test chip where this device is measured on
each fabricated wafer in a standard production. Data from
this test chip are used for statistical process control and also
for statistical modeling.
The mismatch modeling [5], [6] is implemented only
to the divider ratio. The parameter δratio is relative statistical
mismatch model parameter and is defined as
δratio = 1+σratio ·VARMATCH RAT IO (15)
where σratio is relative standard deviation of the divider ra-
tio and VARMATCH RAT IO is random variable of mean 0 and
standard deviation 1 that represents the normalized Gaus-
sian distribution for modeling the stochastic variations. The
histogram of measured and simulated voltage Vtap2 and box
plot are depicted in Figs. 8 and 9 (one lot typically con-
tains from 20 to 30 wafers and one wafer typically contains
5 test chips). The number of measured devices was 3825.
The standard deviation σratio is equal to the standard devi-
ation of measured electrical parameter Vtap2 at VD = 100V,
VS =VG =Vtap1 = 0V.
The influence of process parameters variation on the
device parameters is implemented through master variables
by using mapping equations:








O
cc
u
rr
en
ce
Vtap2 (V)
	
								

	

 !
"
##$%$ !
&"	
$'"	
Fig. 8. The histogram of measured and simulated electrical pa-
rameter Vtap2. The red curve represents modeled Gaus-
sian distribution.
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Fig. 9. The boxplot of measured electrical parameter Vtap2. The
green lines define upper and lower specification limit
(USL and LSL) while the red lines define upper and
lower control limit (UCL and LCL).
RSH = RSH nominal +σRSH ·VARRSH , (16)
δW = δW nominal +σDW ·VARDW , (17)
Cpa =Cpa nominal +σCPA ·VARCPA, (18)
C f r =C f r nominal +σCFR ·VARCFR, (19)
where RSH nominal , δW nominal , Cpa nominal and C f r nominal are
nominal values, σRSH , σDW , σCPA and σCFR are the stan-
dard deviations, and VARRSH , VARDW , VARCPA and VARCFR
are master random variables of mean 0 and standard devi-
ation 1 that represents the normalized Gaussian distribution
for modeling the stochastic variations.
As an example, the histogram of measured and simu-
lated electrical process parameter DW is depicted in Fig. 10
and the box plot in Fig. 11. The number of measured devices
was 29257. The standard deviations of device parameters
σRSH , σDW , σCPA and σCFR can be calculated from the stan-
dard deviations of these measured electrical process param-
eters by using forward and backward propagation of vari-
ances [7].
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Fig. 10. The histogram of measured and simulated electrical
process parameter DW . The red curve represents mod-
eled Gaussian distribution.
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Fig. 11. The boxplot of measured electrical process parameter
DW . The green lines define upper and lower specifi-
cation limit (USL and LSL) while the red lines define
upper and lower control limit (UCL and LCL).
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3. HV Start-Up MOSFET Application
The AC/DC convertor has been selected as an example
of typical application of HV start-up MOSFET with polysil-
icon spiral divider. The simplified AC/DC convertor circuit
is depicted in Fig. 13. The HV start-up MOSFET subblock
is modeled by the circuit in Fig. 12 and by the equations in-
troduced in this paper.
Fig. 12. The full macromodel circuit of HV start-up MOSFET
with polysilicon spiral divider.
Fig. 13. The simplified circuit of AC/DC convertor. The HV
start-up MOSFET subblock is modeled by the circuit
in Fig. 12.
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The voltage reference Vref1 determines the voltage (in
Comparator A) to which the external capacitor Cvcc is
charged up and basically determines the voltage at which
the HV start-up MOSFET is switched off. This solution
decreases the power consumption in comparison with older
solution where the external capacitor Cvcc was permanently
charged through an external resistor. The solution with HV
spiral divider enables to switch off the charging in case the
external capacitor Cvcc is charged up enough. The voltage
reference Vref2 determines when the whole AC/DC convertor
is switched on based on direct sensing of high voltage by the
spiral divider described in this paper. The high input voltage
is divided by the spiral divider and compared in Compara-
tor B with the voltage reference Vref2. It means that AC/DC
convertor is turned off if the input high voltage is lower than
defined value (depends on product specification, e.g. 112 V).
See [12] or [13] for more applications.
The circuits that use HV start-up MOSFET with spi-
ral divider allow designing applications with many features
such as:
• The dynamic self-supply,
• No need of auxiliary winding [13],
• Low standby-power,
• High voltage sensing,
• Brown-out protection [12],
• Line overvoltage protection [12].
4. Conclusions
The enhanced accurate DC and RF model of nonlin-
ear spiral polysilicon voltage divider in high voltage start-up
MOSFET transistor has been created and is presented in this
paper. The modeling results are compared with measured
data and the maximal relative model error of divider ratio is
less than 1.1 %. The intrinsic MOSFET is modeled by the
standard BSIM3v3 model described in [8, 9, 10, 11].
A special attention is paid to the ability of the created
model to cover the influence of a variation of process pa-
rameters on the device characteristics. The statistical pro-
cess variation model is created based on measurement about
30000 devices and mismatch model is based on measure-
ment about 3000 devices. It has to be pointed out that Monte
Carlo simulations represent the most powerful tool to verify
the robustness of a designed circuit over natural process and
mismatch variations.
The big advantage of this model are smooth derivatives
of simulated characteristics. The simulation speed is accept-
able and any convergency issue was not observed during the
verification realized on several real designs.
Appendix
The AC measurement setup is depicted in Fig. 14. The
drain is biased to DC 50, 100, 300, and 400 V and through
Cbias to AC source. Pin tap1 of the spiral is connected to the
ground and pin tap2 is measured output. Gate, source and
bulk are connected to the ground.
Fig. 14. The AC measurement setup.
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